Login / Signup

A low-voltage latch-adder based tree multiplier.

Tzu-Yuan KuoJinn-Shyan Wang
Published in: ISCAS (2008)
Keyphrases
  • low voltage
  • low power
  • cmos technology
  • power line
  • power consumption
  • power management
  • design considerations
  • data flow
  • floating point
  • high density
  • real time
  • video sequences
  • low cost
  • hardware implementation