Login / Signup

34.1Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for Interconnections in High-Speed Memory Test System.

Daisuke WatanabeMasakatsu SudaToshiyuki Okayasu
Published in: ITC (2004)
Keyphrases
  • high speed
  • low power
  • gigabit ethernet
  • real time
  • frame rate
  • video sequences
  • user interface
  • low cost
  • edge detection
  • error rate