Login / Signup
High-level Synthesis Challenges for Mapping a Complete Program on a Dynamically Reconfigurable Processor.
Takao Toi
Noritsugu Nakamura
Yoshinosuke Kato
Toru Awashima
Kazutoshi Wakabayashi
Published in:
IPSJ Trans. Syst. LSI Des. Methodol. (2010)
Keyphrases
</>
high level synthesis
parallel architecture
lessons learned
real world
high speed
parallel processing
artificial intelligence
distributed systems
stereo matching
computer programs
program execution