Login / Signup
Retiming with Interconnect and Gate Delay.
Chris C. N. Chu
Evangeline F. Y. Young
Dennis K. Y. Tong
Sampath Dechu
Published in:
ICCAD (2003)
Keyphrases
</>
power dissipation
cmos technology
power consumption
high speed
low power
genetic algorithm
website
nano scale
data sets
artificial intelligence
social networks
critical path
processor sharing