A comprehensive instruction fetch mechanism for a processor supporting speculative execution.

Tse-Yu Yeh Yale N. Patt

Published in: MICRO (1992)

Keyphrases

speculative execution
memory subsystem
instruction set
transactional memory
image processing
general purpose
parallel processing