Login / Signup
Analytical Modelling of a CMOS Inter Spike Interval Decoder for Resistive Crossbar based Brain Inspired Computing.
Sahibia Kaur Vohra
Sherin A. Thomas
Mahendra Sakare
Devarshi Mrinal Das
Published in:
VDAT (2021)
Keyphrases
</>
low cost
high speed
human brain
power consumption
scheduling algorithm
spike trains
low complexity
power supply
video sequences
artificial neural networks
transform domain
error concealment
neuronal networks