Login / Signup

A power aware system level interconnect design methodology for latency-insensitive systems.

Vikas ChandraHerman SchmitAnthony XuLawrence T. Pileggi
Published in: ICCAD (2004)
Keyphrases