Sign in

Delay-locked loop based clock and data recovery with wide operating range and low jitter in a 65-nm CMOS process.

Yuan WangYuequan LiuSong JiaXing Zhang
Published in: Int. J. Circuit Theory Appl. (2017)
Keyphrases