An all-digital architecture for low-jitter regulated delay lines.

Salvatore Levantino Marco Zanuso Davide Tasca Carlo Samori Andrea L. Lacaita

Published in: ICECS (2009)

Keyphrases

real time
sigma delta
packet switching
management system
software architecture
network architecture
digital media
architectural design
end to end delay