Login / Signup

Buffer design and optimization for lut-based structured ASIC design styles.

Po-Yang HsuShu-Ting LeeFu-Wei ChenYi-Yu Liu
Published in: ACM Great Lakes Symposium on VLSI (2009)
Keyphrases