Circuit design challenges at the 14nm technology node.

James D. Warnock

Published in: DAC (2011)

Keyphrases

circuit design
lessons learned
nm technology
design automation
power consumption
real world
digital circuits
graph structure
key issues
image segmentation
high speed