Login / Signup
A simplified executable model to evaluate latency and throughput of networks-on-chip.
Luciano Ost
Fernando Gehm Moraes
Leandro Möller
Leandro Soares Indrusiak
Manfred Glesner
Sanna Määttä
Jari Nurmi
Published in:
SBCCI (2008)
Keyphrases
</>
probability distribution
computational model
response time
statistical model
formal model
mathematical model
experimental data
objective function
artificial neural networks
management system
network model