• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

LVDS-type on-chip transmision line interconnect with passive equalizers in 90nm CMOS process.

Akiko MineyamaHiroyuki ItoTakahiro IshiiKenichi OkadaKazuya Masu
Published in: ASP-DAC (2008)
Keyphrases
  • high speed
  • low cost
  • power dissipation
  • data sets
  • circuit design
  • line segments
  • low power
  • high density
  • cmos technology
  • programmable logic