Login / Signup

Modeling the effect of NMOS gate capacitance in an on-chip decoupling capacitor PAA countermeasure.

Matthew MayhewRadu Muresan
Published in: MWSCAS (2014)
Keyphrases
  • high speed
  • transmission line
  • low cost
  • input output
  • real time
  • neural network
  • high resolution
  • steady state
  • low power
  • modeling method
  • single chip
  • cmos technology
  • short circuit
  • metal oxide