Evaluation Methodology for Single Electron Encoded Threshold Logic Gates.

Casper Lageweg Sorin Cotofana Stamatis Vassiliadis

Published in: VLSI-SoC (Selected Papers) (2003)

Keyphrases

evaluation methodology
evaluation framework
evaluation process
test collection
evaluation measures
evaluation methods
test set
logic circuits
support vector
query suggestion
evaluation methodologies