Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism.