Login / Signup
Waiting false path analysis of sequential logic circuits for performance optimization.
Kazuhiro Nakamura
Kazuyoshi Takagi
Shinji Kimura
Katsumasa Watanabe
Published in:
ICCAD (1998)
Keyphrases
</>
optimization problems
shortest path