Waiting false path analysis of sequential logic circuits for performance optimization.