Login / Signup

Parallel implementation of AES on 2.5D multicore platform with hardware and software co-design.

Jielin WangWeizhen WangJianwei YangZhiyi YuJun HanXiaoyang Zeng
Published in: ASICON (2015)
Keyphrases