Sign in

Petri net modeling of gate and interconnect delays for power estimation.

Ashok K. MurugavelN. Ranganathan
Published in: DAC (2002)
Keyphrases