Generating Systolic Array Accelerators With Reusable Blocks.

Liancheng Jia Liqiang Lu Xuechao Wei Yun Liang

Published in: IEEE Micro (2020)

Keyphrases

systolic array
reconfigurable architecture
data flow
parallel architecture
computing systems
block size
computing platform
single chip
image segmentation
multi view
fractal image coding