Login / Signup
An Annealing-Based Circuit Partitioner for Hypercube Architecture: Design and Performance Evaluation.
Srilata Raman
Lalit M. Patnaik
Published in:
Int. J. High Speed Comput. (1990)
Keyphrases
</>
high speed
simulated annealing
parallel algorithm
circuit design
analog circuits
graph partitioning
electronic circuits
digital circuits
master slave
neural network
logic circuits
monte carlo
databases
parallel computation
printed circuit boards
parallel processing
web services
image processing
semiconductor devices