Specification, synthesis, and verification of hazard-free asynchronous circuits.

Cho W. Moon Paul R. Stephan Robert K. Brayton

Published in: J. VLSI Signal Process. (1994)

Keyphrases

asynchronous circuits
process algebra
model checking
delay insensitive
program synthesis
formal specification
neural network
database systems
texture synthesis
risk assessment