Openly disjoint circuits through a vertex in regular digraphs.

Published in: Discret. Math. (2010)

Keyphrases

directed graph
undirected graph
high speed
delay insensitive
equivalence classes
pairwise
tunnel diode
logic synthesis
analog circuits
approximation algorithms
minimum weight
random walk
multiscale
directed acyclic graph
digital circuits
vlsi circuits
image processing