Sign in

Reduced-precision Algorithm-based Fault Tolerance for FPGA-implemented Accelerators.

James J. DavisPeter Y. K. Cheung
Published in: ARC (2016)
Keyphrases
  • fault tolerance
  • fault tolerant
  • hardware implementation
  • k means
  • digital libraries
  • response time
  • distributed systems
  • pipelined architecture