Login / Signup

Energy minimization for hybrid BIST in a system-on-chip test environment.

Raimund UbarTatjana ShchenovaGert JervanZebo Peng
Published in: ETS (2005)
Keyphrases