A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive.

Published in: IEEE J. Solid State Circuits (1999)

Keyphrases