Reduction in a 28-nm RISC-V Processor.

Brian Zimmer Pi-Feng Chiu Borivoje Nikolic Krste Asanovic

Published in: IEEE J. Solid State Circuits (2017)

Keyphrases

instruction set
computation intensive
application specific
parallel processing
computer architecture
high speed
floating point
distributed memory
parallel processors