Test pattern generation for current testable faults in static CMOS circuits.

F. Joel Ferguson Tracy Larrabee

Published in: VTS (1991)

Keyphrases

high speed
analog vlsi
low voltage
delay insensitive
vlsi circuits
low cost
fault diagnosis
circuit design
chip design
artificial intelligence
image processing
fault detection
logic synthesis