Power and performance analysis of 3D network-on-chip architectures.

Bheemappa Halavar Basavaraj Talawar

Published in: Comput. Electr. Eng. (2020)

Keyphrases

network on chip
power dissipation
power consumption
interconnection networks
routing algorithm
packet switched
real time
network simulator
multi core processors
multi processor