A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary Cyclic ADC with Relaxed Requirements on Analog Components.

Published in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2017)

Keyphrases