Login / Signup

Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers.

Devarshi Mrinal DasKashyap BarotAbhishek SrivastavaMaryam Shojaei Baghini
Published in: IET Circuits Devices Syst. (2020)
Keyphrases