• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

An Alternate Approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects.

Sandeep SainiA. Mahesh KumarSreehari VeeramachaneniM. B. Srinivas
Published in: J. Low Power Electron. (2010)
Keyphrases