A Low-Power Buffered Tree Construction Algorithm Aware of Supply Voltage Variation.

Yibo Wang Yici Cai Xianlong Hong

Published in: ISVLSI (2008)

Keyphrases

low power
tree construction
computational complexity
similarity measure
low cost
data sets
high speed
single chip
vlsi architecture