Login / Signup
A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider.
S. Pellerano
Salvatore Levantino
Carlo Samori
Andrea L. Lacaita
Published in:
IEEE J. Solid State Circuits (2004)
Keyphrases
</>
dynamic logic
machine learning
power consumption
temporal constraints