Login / Signup
A low-power delay-recycled all-digital duty-cycle corrector with unbalanced process variations tolerance.
Ching-Che Chung
Chang-Jun Li
Published in:
VLSI-DAT (2013)
Keyphrases
</>
low power
power consumption
low cost
high speed
mixed signal
high power
duty cycle
real time
response time