Reducing parasitic BJT effects in partially depleted SOI digital logic circuits.

Koushik K. Das Ching-Te Chuang Richard B. Brown

Published in: Microelectron. J. (2008)

Keyphrases

logic circuits
low power
functional decomposition
tunnel diode
logic synthesis
gate array
low cost
case study
pattern recognition