Login / Signup

A structured and scalable test access architecture for TSV-based 3D stacked ICs.

Erik Jan MarinissenJouke VerbreeMario Konijnenburg
Published in: VTS (2010)
Keyphrases