Login / Signup
On performance estimation of a scalable VLIW soft-core in XILINX FPGAs.
Petr Pfeifer
Zdenek Plíva
Mario Schölzel
Tobias Koal
Heinrich Theodor Vierhaus
Published in:
DDECS (2013)
Keyphrases
</>
field programmable gate array
fpga implementation
hardware implementation
high speed
embedded systems
highly scalable
databases
search algorithm
estimation algorithm
pattern recognition
robust estimation
accurate estimation
estimation accuracy
hardware design