Co-synthesis of data paths and clock control paths for minimum-period clock gating.