A gate sizing method for glitch power reduction.

Lei Wang Markus Olbrich Erich Barke Thomas Büchner Markus Bühler Philipp V. Panitz

Published in: SoCC (2011)

Keyphrases

pairwise
highly efficient
pattern recognition
signal processing