Login / Signup
A Parallel Progressive Refinement Image Rendering Algorithm on a Scalable Multithreaded VLSI Processor Array.
S. K. Nandy
Ranjani Narayan
V. Visvanathan
P. Sadayappan
Prashant S. Chauhan
Published in:
ICPP (3) (1993)
Keyphrases
</>
processor array
parallel implementation
dynamic programming
detection algorithm
distributed systems
image rendering
np hard
shared memory