Login / Signup
An 8-bit 3.2GS/S CMOS time-interleaved SAR ADC with non-buffered input demultiplexing.
Benjamin T. Reyes
Laura Biolato
Agustin C. Galetto
Leandro Passetti
Fredy Solis
Mario R. Hueda
Published in:
LASCAS (2018)
Keyphrases
</>
analog to digital converter
high speed
synthetic aperture radar
low cost
single chip
vlsi circuits
input data
parameter estimation
power consumption
random access memory
cmos image sensor