Login / Signup

Timing and Power Optimization by Gate Sizing Considering False Paths.

Guangqiu ChenHidetoshi OnoderaKeikichi Tamaru
Published in: Great Lakes Symposium on VLSI (1996)
Keyphrases