Login / Signup
Novel bootstrapped CMOS differential logic family for ultra-low voltage SoCs.
Byung Hwa Jung
Sung-Chan Kang
Jae-Hyuk Oh
Yoon-Suk Park
Yong-Ki Kim
Yonggu Kang
Jong-Woo Kim
Bai-Sun Kong
Published in:
IEICE Electron. Express (2008)
Keyphrases
</>
low voltage
random access memory
cmos technology
power line
design considerations
flip flops
high speed
power management
low power
low cost
machine vision
leakage current
real time
power consumption
multi valued
power dissipation