Login / Signup

Defect level evaluation in an IC design environment.

José T. de SousaFernando M. GonçalvesJoão Paulo TeixeiraCristoforo MarzoccaFrancesco CorsiThomas W. Williams
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1996)
Keyphrases