Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICs.

Published in: VTS (2016)

Keyphrases