Login / Signup
A Memory-Bandwidth-Efficient Word2vec Accelerator Using OpenCL for FPGA.
Tomoki Shoji
Hasitha Muthumala Waidyasooriya
Taisuke Ono
Masanori Hariyama
Yuichiro Aoki
Yuki Kondoh
Yaoko Nakagawa
Published in:
CANDAR Workshops (2019)
Keyphrases
</>
field programmable gate array
real time
low cost
data management
database
data model
parallel programming
parallel execution