Login / Signup
VLSI implementation of a low-error-floor and capacity-approaching low-density parity-check code decoder with multi-rate capacity.
Lei Yang
Hui Liu
C.-J. Richard Shi
Published in:
GLOBECOM (2005)
Keyphrases
</>
low density parity check
channel capacity
vlsi implementation
ldpc codes
vlsi architecture
channel coding
low complexity
error correction
distributed video coding
decoding algorithm
low error
video sequences
noisy images
video transmission