Login / Signup

A synthesis for testability scheme for finite state machines using clock control.

Kent L. EinspahrShashank K. MehtaSharad C. Seth
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1999)
Keyphrases