Login / Signup

Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's.

Ming-Dou KerHsin-Chin JiangJeng-Jie PengTzay-Luen Shieh
Published in: ICECS (2001)
Keyphrases